This October, before our lab ends, we will have a diagnostic exam on VHDL as our last activity. It would cover basic Logic circuit construction using VHDL, that is simple task like creating a basic entity-architecture description would be given.
Sunday, September 14, 2008
Subscribe to:
Post Comments (Atom)
0 comments:
Post a Comment